Base Resistance Scaling for SiGeC HBTs With a
Fully Nickel-Silicided Extrinsic Base
I. INTRODUCTION
A LOW BASE resistance is needed to obtain high-power gain and maximum frequency of oscillation in SiGeC heterojunction bipolar transistors (HBTs). Recently, novel structures using a raised polycrystalline base electrode have been developed to reduce the base resistance [1] , [2] . A self-aligned silicide, typically CoSi , is also used to obtain low contact and sheet resistance [3] . NiSi integration in bipolar processes has previously been demonstrated for Si-devices [4] and SiGe HBTs [5] . In this study, we demonstrate the integration of nickel silicide in a quasi-self-aligned (QSA) SiGeC HBT structure for the first time to our knowledge. Nickel monogermanosilicide, Ni(SiGe), is formed in a self-aligned manner on the polycrystalline SiGeC base electrode as well as on the in situ doped polysilicon (IDP) emitter and collector regions. Ni(SiGe) has several important advantages over CoSi including a lower formation temperature and compatibility with sub-100-nm CMOS process flows [6] . However, the most important feature of nickel in this context is the increased phase stability in the presence of Ge and carbon [7] . While silicidation of the carbon-doped SiGe base must be avoided in standard process flows, the novel device in this study has a fully silicided base electrode, resulting in very low total base resistance. The silicide process was evaluated by base resistance measurements on devices with varying layout, emitter-poly overlap, emitter width, and length. The base resistance values were extracted from high-frequency S-parameter measurements. Transfer line method (TLM) test structures were used to monitor the silicide sheet resistance across the wafer.
II. EXPERIMENTAL
SiGeC HBTs were fabricated in a QSA process, with a nonselectively grown epitaxial base. The base width was 150 , with a boron concentration of approximately cm , constant Ge concentration of 18 at. %, and 0.2 at. % C throughout the whole base. The base stack also included undoped SiGe spacers of 50 and a silicon cap of 150 . After the emitter-poly definition, an extrinsic base implantation and an RTA step at 925 C for 10 s was performed. The nickel silcide was self-aligned to the emitter-poly pedestal and no spacers were needed to avoid bridging since nickel is the dominant diffusing species during the silicidation reaction. The silicide process included a precleaning step using a 10% HF solution for 10 s to remove any oxide on the surface. Thereafter, 300 of nickel was deposited by electron beam evaporation. The silicidation was performed at 500 C for 30 s in nitrogen ambient. The remaining unreacted Ni was removed with a sulphuric/peroxide wet clean. The device fabrication was completed by low-temperature oxide deposition, contact hole formation, and Al/TiW metallization. Fig. 1 shows a TEM cross section of the finished device. It is observed that the SiGeC base-layer stack, on top of the isolation oxide, has been completely consumed during the silicidation step. The resulting total Ni(SiGe) thickness was 650 . Also, a small lateral diffusion (50-100 nm) of Ni(SiGe) underneath the emitter pedestal was observed, which contributes to a lower total base resistance. Since nickel is the main diffusing species during the silicide formation, careful control of the deposited nickel thickness is needed to avoid excessive lateral growth, which might impact device performance, as shown below. A slightly thinner silicide is formed on the emitter and collector IDP contact regions. This is attributed to a different grain size as well as a chemical effect due to the presence of Ge in the base electrode.
Comparison with blanket wafers confirmed the difference in growth rate on polycrystalline SiGeC and IDP but also indicated a possible pattern dependence [8] . Good silicide uniformity was obtained across a 100-mm wafer. It should be noted that the precleaning step was necessary to form a continuous silicide layer on patterned device wafers. For the devices in this study, Ni(SiGe) was only formed on the polycrystalline part of the base electrode, i.e., outside the active area window. Measurement of TLM structures shows an Ni(SiGe) sheet resistance of 3.7 sq with standard deviation 0.29 sq across 13 dies. Using the silicide thickness determined from TEM analysis, close to the wafer center, an Ni(SiGe) resistivity of 24 -cm was obtained, in close agreement with previous reports [9] . The NiSi formed on the IDP regions had a resistivity of 16-17 -cm. TLM measurements of Ni(SiGe) on epitaxial SiGeC layers, i.e., inside the active area window, shows higher sheet resistance of 5.8 sq with significantly higher standard deviation of 1.9 sq. This is explained by the smaller thickness of the epitaxial SiGeC layers and indicates that the silicide process has started to consume part of the underlying silicon, leading to large variations in sheet resistance across the wafer. The sheet resistance of the highly doped SiGeC base stack on a nonsilicided reference wafer was determined from TLM measurements to be 520 sq.
III. ELECTRICAL RESULTS
The fabricated devices were evaluated by dc and HF S-parameter measurements up to 40 GHz, using an Agilent E8361A network analyzer. In Fig. 2 , the dc gummel characteristics for devices with an emitter area of m and a varying emitter-poly overlap (0.2-0.7 m) are shown. Ideal collector currents are observed for all overlaps. For the investigated devices, a relatively high base current was observed at a low base-emitter voltage, which was probably caused by tunneling at the base-emitter junction due to the extremely high base doping in combination with the abrupt P-emitter profile. The nonideal base current component is almost independent of overlap and was also present on the nonsilicided reference wafers. However, for the smallest overlap, a marked increase of the base current was observed for some devices. This corresponds to a situation where lateral silicide growth and misalignment of the emitter pedestal causes the distance from the silicide edge to the emitter window (emitter-base junction) to be too short.
The influence of the fully silicided base electrode on the total base resistance was investigated on transistors with a single-sided base contact geometry, emitter widths of 0.4-1.0 m, and emitter lengths of 5-40 m. The well-known relation was used to calculate , where , , and the collector-base capacitance were extracted from the S-parameter measurements, after standard open-pad de-embedding. Fig. 3 shows the variation of and with emitter-poly overlap. It is found that shows a significant increase with smaller overlap while the trend is weaker and in the opposite direction with decreasing values. Fig. 4 shows the extracted values as a function of collector current . A small overlap leads a to a significant reduction of . Fig. 5 shows the low-current as a function of overlap, with a minimum value of 29 . Note that this device, with 0.2-m overlap, showed ideal dc behavior. The low values for small overlaps indicate that the intrinsic base resistance, including a short link region underneath the emitter-poly, totally dominates in this novel device structure. Plotting for different emitter widths shows that the intrinsic base resistance contributes about 70% at low current with a medium poly overlap of 0.4 m.
IV. CONCLUSION
A novel SiGeC HBT device structure featuring a fully nickelsilicided extrinsic base region has been demonstrated. The fabricated transistors exhibited good DC and HF performance and a very low total base resistance of 29 for a device with an emitter area of m . About 50-100 nm of lateral silicide growth contributed to the low total base resistance. The silicide sheet resistance showed good uniformity across the wafer and a resistivity of 24 -cm was obtained for the Ni(SiGe:C) silicide layer. NiSi silicide was also formed on the polycrystalline emitter and collector regions.
